## AMENDMENTS TO THE CLAIMS

Please amend the claims as follows.

1. (Currently amended) A method of managing memory, comprising:

determining stack trend information using current and future stack operating instructions; and

utilizing the trend information to reduce reducing data traffic between various levels of a memory based on the trend information.

- (Original) The method of claim 1, wherein determining the trend information includes examining future instructions to determine if the size of the stack is going to decrease as a result of future instructions.
- (Original) The method of claim 2, wherein a predetermined number of instructions are used in determining stack trend information.
- 4. (Original) The method of claim 3, wherein the number of predetermined instructions is at least two
- (Original) The method of claim 3, wherein the cache memory maintains a single dirty cache line for stack data.
- 6. (Original) The method of claim 3, wherein if a dirty cache line needs to be written back, then analyzing the trend information, which includes determining which word of the dirty cache line is going to be written to.

7. (Previously presented) A method of managing memory, comprising:

determining stack trend information using current and future stack operating instructions; and

utilizing the trend information to reduce data traffic between various levels of a memory, wherein the levels of memory comprise a cache memory containing multiple cache lines and a main memory, and wherein the trend information is used to restrict writing dirty cache lines from cache memory to main memory when the trend information indicates the stack is decreasing.

- 8. (Original) The method of claim 1, wherein determining the trend information includes examining future instructions to determine if the size of the stack is going to increase as a result of future instructions.
  - 9. (Previously presented) A method of managing memory, comprising:

determining stack trend information using current and future stack operating instructions, including determining if the size of the stack is going to increase as a result of future instructions;

utilizing the trend information to reduce data traffic between various levels of a memory; and

determining if a line is written back including analyzing the trend information and including examining a dirty cache line to determine which word of the dirty cache line is going to be written to.

10. (Original) The method of claim 9, wherein the dirty cache line is written from a cache memory to a main memory.

Appl. No. 10/631,185 Amdt. dated July 3, 2008 Reply to Final Office Action of April 10, 2008

11. (Original) A computer system, comprising:

a processor;

a memory coupled to the processor;

a stack that exists in memory and contains stack data:

a memory controller coupled to the memory:

trend logic;

wherein the processor executes instructions;

wherein the trend logic provides trend information about the stack to the controller; and

wherein the trend information about the stack is based on at least one future instruction.

- 12. (Original) The computer system of claim 11, further comprising an instruction decoder comprising a first portion that decodes current instructions and a second portion that decodes future instructions.
- 13. (Original) The computer system of claim 12, wherein the trend logic determines a net stack trend based on current instruction and future instruction information coming from the decoder.
- 14. (Original) The computer system of claim 12, wherein the second portion of the decoder is adjusted so that the number of future instructions that are decoded equals at least two.

Appl. No. 10/631,185 Amdt. dated July 3, 2008 Reply to Final Office Action of April 10, 2008

15. (Previously presented) A computer system, comprising:

a processor;

a memory coupled to the processor;

a stack that exists in memory and contains stack data;

a memory controller coupled to the memory;

trend logic;

wherein the processor executes instructions;

wherein the trend logic provides trend information about the stack to the controller;

wherein the trend information about the stack is based on at least one future instruction; and

wherein the memory includes a cache memory containing multiple cache lines and a main memory, and wherein the trend information is used to restrict writing dirty cache lines from cache memory to main memory when the trend information indicates the stack is decreasing.

16. (Previously presented) A computer system, comprising:

a processor;

a memory coupled to the processor;

a stack that exists in memory and contains stack data:

a memory controller coupled to the memory:

trend logic;

wherein the processor executes instructions;

wherein the trend logic provides trend information about the stack to the controller:

wherein the trend information about the stack is based on at least one future instruction; and.

wherein the memory includes a cache memory and a main memory, and wherein the cache memory contains a dirty cache line, and wherein the dirty cache line is written to main memory if the trend information indicates the stack is increasing.

Appl. No. 10/631,185 Amdt. dated July 3, 2008 Reply to Final Office Action of April 10, 2008

17. (Original) A method, comprising:

issuing a write request to a cache memory, wherein the cache memory includes multiple cache lines;

determining whether the write request refers to a predetermined word within a dirty cache line; and

determining whether the size of a stack is increasing or decreasing.

- 18. (Original) The method of claim 17, further comprising determining whether the write request will be to the end of a dirty cache line.
- 19. (Original) The method of claim 18, wherein the stack size is increasing and the dirty cache line is written to a main memory.
- 20. (Previously presented) The method of claim 18, wherein the stack size is decreasing and the dirty cache line is retained in the cache memory.